

40Gb/s QSFP+ SR4 Optical Transceiver Module

DC-QQ85C-S1

Product Specification

Features

- 4 independent full-duplex channels
- Up to 11.2Gb/s data rate per channel
- MTP/MPO optical connector
- QSFP+ MSA compliant
- Digital diagnostic capabilities
- Up to 100m transmission on OM3 multi-mode ribbon fiber
- CML compatible electrical I/O
- Single +3.3V power supply
- Operating case temperature: 0~70°C
- XLPPI electric interface
- Maximum power consumption 1.5W
- RoHS-6 compliant




Applications

- Rack to Rack
- Data Center
- Infiniband QDR, DDR and SDR
- 40G Ethernet



Part Number Ordering Information

DC-QQ85C-S1	QSFP+ SR4 100m optical transceiver with full real-time digital
	diagnostic monitoring and pull tab





1. General Description

This product is a parallel 40Gb/s Quad Small Form-factor Pluggable (QSFP+) optical module. It provides increased port density and total system cost savings. The QSFP+ full-duplex optical module offers 4 independent transmit and receive channels, each capable of 10Gb/s operation for an aggregate data rate of 40Gb/s on 100 meters of OM3 multi-mode fiber.

An optical fiber ribbon cable with an MTP/MPO connector can be plugged into the QSFP+ module receptacle. Proper alignment is ensured by the guide pins inside the receptacle. The cable usually can not be twisted for proper channel to channel alignment. Electrical connection is achieved though a z-pluggable 38-pin IPASS[®] connector.

The module operates by a single +3.3V power supply. LVCMOS/LVTTL global control signals, such as Module Present, Reset, Interrupt and Low Power Mode, are available with the modules. A 2-wire serial interface is available to send and receive more complex control signals, and to receive digital diagnostic information. Individual channels can be addressed and unused channels can be shut down for maximum design flexibility.

The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP+ Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module offers very high functionality and feature integration, accessible via a two-wire serial interface.

2. Functional Description

This product converts parallel electrical input signals into parallel optical signals, by a driven Vertical Cavity Surface Emitting Laser (VCSEL) array. The transmitter module accepts electrical input signals compatible with Common Mode Logic (CML) levels. All input data signals are differential and internally terminated. The receiver module converts parallel optical input signals via a photo detector array into parallel electrical output signals. The receiver module outputs electrical signals are also voltage compatible with Common Mode Logic (CML) levels. All data signals are differential and support a data rates up to 10Gb/s per channel. Figure 1 shows the functional block diagram of this product.

A single +3.3V power supply is required to power up the module. Both power supply pins VccTx and VccRx are internally connected and should be applied concurrently. As



per MSA specifications the module offers 7 low speed hardware control pins (including the 2-wire serial interface): ModSelL, SCL, SDA, ResetL, LPMode, ModPrsL and IntL.

Module Select (ModSelL) is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP+ modules on a single 2-wire interface bus – individual ModSelL lines for each QSFP+ module must be used.


Serial Clock (SCL) and Serial Data (SDA) are required for the 2-wire serial bus communication interface and enable the host to access the QSFP+ memory map.

The ResetL pin enables a complete module reset, returning module settings to their default state, when a low level on the ResetL pin is held for longer than the minimum pulse length. During the execution of a reset the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL (Interrupt) signal with the Data_Not_Ready bit negated in the memory map. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

Low Power Mode (LPMode) pin is used to set the maximum power consumption for the module in order to protect hosts that are not capable of cooling higher power modules, should such modules be accidentally inserted.

Module Present (ModPrsL) is a signal local to the host board which, in the absence of a module, is normally pulled up to the host Vcc. When a module is inserted into the connector, it completes the path to ground though a resistor on the host board and asserts the signal. ModPrsL then indicates a module is present by setting ModPrsL to a "Low" state.

Interrupt (IntL) is an output pin. Low indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled to the Host Vcc voltage on the Host board.




3. Transceiver Block Diagram



Figure 1. Transceiver Block Diagram



4. Pin Assignment and Pin Description





5. Pin Definition

PIN	Logic	Symbol	Name/Description	Note
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data output	
7		GND	Ground	1
8	LVTLL-I	ModSelL	Module Select	
9	LVTLL-I	ResetL	Module Reset	
10		VccRx	+3.3V Power Supply Receiver	2

Address : Room 426 Bu,No.4 Building, 1st. Software Park, KeJi Middle 3rd, Middle Zone, Hi-Tech Park,Shenzhen,ChinaTel: +86-755-26819856Web:www.do-networks.com6 / 16



11	LVCMOS-I/O	SCL	2-Wire Serial Interface Clock	
12	LVCMOS-I/O	SDA	2-Wire Serial Interface Data	
13		GND	Ground	
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	
15	CML-O	Rx3n	Receiver Inverted Data Output	
16		GND	Ground	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	
18	CML-O	Rx1n	Receiver Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	1
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL-O	IntL	Interrupt	
29		VccTx	+3.3 V Power Supply transmitter	2
30		Vcc1	+3.3 V Power Supply	2
31	LVTTL-I	LPMode	Low Power Mode	
32		GND	Ground	1
33	CML-I	Тх3р	Transmitter Non-Inverted Data Input	
34	CML-I	Tx3n	Transmitter Inverted Data Output	
35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
37	CML-I	Tx1n	Transmitter Inverted Data Output	
38		GND	Ground	1

Notes:

1. GND is the symbol for signal and supply (power) common for QSFP+ modules. All are common within the QSFP+ module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal common ground plane.



2. VccRx, Vcc1 and VccTx are the receiver and transmitter power suppliers and shall be applied concurrently. Recommended host board power supply filtering is shown in Figure 4 below. Vcc Rx, Vcc1 and Vcc Tx may be internally connected within the QSFP+ transceiver module in any combination. The connector pins are each rated for a maximum current of 500mA.



6. Optical Interface Lanes and Assignment

Figure 3 shows the orientation of the multi-mode fiber facets of the optical connector. Table 1 provides the lane assignment.





Figure 3. Outside View of the QSFP+ Module MPO


Table 1: Lane Assignment

Fiber #	Lane
FIDEI #	Assignment
1	RX0
2	RX1
3	RX2
4	RX3
5,6,7,8	Not used
9	TX3
10	TX2
11	TX1
12	TX0



7. Recommended Power Supply Filter





8. Absolute Maximum Ratings

It has to be noted that the operation in excess of any individual absolute maximum ratings might cause permanent damage to this module.

Parameter	Symbol	Min	Max	Unit	Note
Storage Temperature	Ts	-40	85	degC	
Operating Case Temperature	T _{OP}	0	70	degC	
Power Supply Voltage	V _{cc}	-0.5	3.6	V	
Relative Humidity (non-condensation)	RH	0	85	%	
Damage Threshold, each Lane	TH _d	3.4		dBm	

9. Recommended Operating Conditions and Power Supply Requirements

Parameter	Symbol	Min	Typical	Max	Unit
Operating Case Temperature	T _{OP}	0		70	degC

Address : Room 426 Bu,No.4 Building, 1st. Software Park, KeJi Middle 3rd, Middle Zone, Hi-Tech Park,Shenzhen,ChinaTel: +86-755-26819856Web:www.do-networks.com10 / 16



Power Supply Voltage	Vcc	3.135	3.3	3.465	V
Data Rate, each Lane			10.3125	11.2	Gb/s
Control Input Voltage High		2		Vcc	v
Control Input Voltage Low		0		0.8	V
Link Distance (OM3)	D			100	m

10. Electrical Characteristics

The following electrical characteristics are defined over the Recommended Operating Environment unless otherwise specified.

Parameter	Symbol	Min.	Typical	Мах	Unit	Notes
Power Consumption				1.5	W	
Supply Current	lcc			450	mA	
Transceiver Power-on Initialization Time				2000	ms	1
	Trans	mitter (ea	ach Lane)			
Single-ended Input Voltage Tolerance (Note 2)		-0.3		4.0	V	Referred to TP1 signal common
AC Common Mode Input Voltage Tolerance (RMS)		15			mV	
Differential Input Voltage Swing Threshold		50			mVp p	LOSA Threshold
Differential Input Voltage Swing	Vin,pp	180		1200	mVp p	
Differential Input Impedance	Zin	90	100	110	Ohm	
Differential Input Return Loss		See IEEE 802.3ba 86A.4.11			dB	10MHz- 11.1GHz
J2 Jitter Tolerance	Jt2	0.17			UI	
J9 Jitter Tolerance	Jt9	0.29			UI	



Data Dependent Pulse Width Shrinkage (DDPWS) Tolerance0.07Image Image<		r								
Eye Mask Coordinates (X1, X2 Y1, Y2)IIHit Ratio $95, 350$ IIIIIIHit Ratio $95, 350$ Recever (each Lane)Single-ended Output Voltage -0.3 4.0 V Referred to signal commonAC Common Mode Output Voltage (RMS) -0.3 4.0 V V Referred to signal commonDifferential Output Voltage Swing $Vout,pp$ Voltage Caut 600 800 90 mVp p P Differential Output Impedance $Zout$ Impedance 90 100 110 Ohm 110 Differential Output Return Impedance $Zout$ Impedance 90 100 110 Ohm 110 Differential Output Return Loss $2et$ Impedance $Seet$ Impedance $Seet$ Impedance 802 Impedance 90 100 110 $0hm$ Differential Output Return Loss $2et$ Impedance $2et$ <b< td=""><td>Width Shrinkage</td><td></td><td>0.07</td><td></td><td></td><td>UI</td><td></td></b<>	Width Shrinkage		0.07			UI				
(χ_1, χ_2) <	(DDPWS) Tolerance									
$(X1, X2)$ Y1, Y2) mV $= 5x10^{-5}$ mV Receiver (each Lane)Single-ended Output Voltage -0.3 -0.3 4.0 V Referred to signal commonAC Common Mode Output Voltage (RMS) -0.3 -0.3 4.0 V V Referred to signal commonAC Common Mode Output Voltage (RMS) -0.3 -0.3 $A.0$ PV V V Differential Output Voltage Swing V V P P P Differential Output Impedance Z $P0$ 100 110 Ohm P Differential Output Return Loss Z $P0$ 100 110 Ohm P Differential Output Return Loss P $See IEEE 802.3ba 8A.4.2.1$ dB $10MHz-11.1GHz$ Common Mode Output Return Loss P 28 P P 20% to 80% J2 Jitter OutputJo2 Q 0.42 UI P J9 Jitter OutputJo9 Q 0.65 UIHit Ratio 80% L2 Mask Coordinates (X1, X2 Q Q Q Q Q Q Q L3 Mask Coordinates (X1, X2 Q Q Q Q Q Q Q Q Q	Eye Mask Coordinates			0 1 1 0 2 1			Lit Datia			
Y1, Y2)Image: Receiver (each Lane)Referred to signal common of the signal commo	{X1, X2									
Single-ended Output Voltage-0.34.0VReferred to signal commonAC Common Mode Output Voltage (RMS)-0.37.5mV100Differential Output Voltage SwingVout,pp600800mVp pmVp pDifferential Output ImpedanceZout90100110Ohm100Termination Mismatch at 1MHzZout90100110Ohm100HHz- 11.1GHzDifferential Output Return LossSee IEEE 802.3ba 86A.4.2.1dB10MHz- 11.1GHzCommon Mode Output Return LossSee IEEE 802.3ba 86A.4.2.2dB10MHz- 11.1GHzOutput Transition Time280.42UI20% to 80%J2 Jitter OutputJo20.42UI40%J9 Jitter OutputJo90.65UIHit Ratio mVK1, X2150.4250.29, 0.5UIHit Ratio mV	Y1, Y2}			95, 350		mv	$= 5 \times 10^{-5}$			
Single-ended Output Voltage-0.34.0Vto signal commonAC Common Mode Output Voltage (RMS)-0.3-0.34.0Vto signal commonDifferential Output Voltage SwingVout,pp600 7.5 mV $r<$ Differential Output ImpedanceVout,pp600 800 mVp_p $r<$ Differential Output ImpedanceZout 2001 90 100 110 Ohm $r<$ Termination Mismatch at 1MHzZout 90 100 110 Ohm r r Differential Output Return LossSee IEEE $802.3ba$ $8A.4.2.1$ dB $10MHz$ - $11.1GHz10MHz-11.1GHzCommon Mode OutputReturn LossSee IEEE 802.3ba 8A.4.2.2dB10MHz-11.1GHzOutput Transition Time28280.42UI20\% to80\%J2 Jitter OutputJo2I0.65UIr<J9 Jitter OutputJo90.29, 0.5UIHit Ratio80\%(X1, X2)Io90.29, 0.5UIHit RatiomVr > 5x10^{-5}$										
Voltage-0.34.0Vto signal commonAC Common Mode Output Voltage (RMS)0.37.5mVcommonDifferential Output Voltage SwingVout,pp600 800 mVp pmVpDifferential Output ImpedanceZout90100110OhmImpedanceTermination Mismatch at 1MHzZout90100110OhmImpedanceDifferential Output Return LossSee IEEE $802.3ba \ BA.4.2.1$ dB 10MHz- 11.1GHzCommon Mode Output Return LossSee IEEE $802.3ba \ BA.4.2.2$ dB 10MHz- 11.1GHzOutput Transition Time 28 $Common \ Back \ $							Referred			
AC common Mode Output Voltage (RMS)Image: common mode Output Voltage (RMS)mVmVcommon mode PDifferential Output Voltage SwingVout,pp Zout 600 800 mVp pmVpmVpDifferential Output ImpedanceZout 90 100 110 $0hm$ Image: common mode PImage: common mode PDifferential Output ImpedanceZout 90 100 110 $0hm$ Image: common mode PDifferential Output Return LossSee IEEE $802.3ba \ BA.4.2.1$ dB $10MHz$ - $11.1GHzCommon Mode OutputReturn LossSee IEEE 802.3ba \ BA.4.2.2dB10MHz-11.1GHzOutput Transition Time2828Mps20\% to80\%J2 Jitter OutputJo2I0.42UIIJ9 Jitter OutputJo9I0.655UIIEye Mask Coordinates(X1, X2)I0.29, 0.5UIHit RatiomV$			-0.3		4.0	V	to signal			
Output Voltage (RMS)Image: model of the state of the stat	Voltage						common			
Output Voltage (RMS)Vout,pp Vout,pp 600 800 mVp pDifferential Output ImpedanceZout 90 100 110 mVp pDifferential Output ImpedanceZout 90 100 110 $0hm$ 110 Termination Mismatch at 1MHz $20t$ 90 100 110 $0hm$ $10Hz$ Differential Output Return Loss 28 $802.3ba \ BA.4.2.1$ dB $10MHz$ - $11.1GHzCommon Mode OutputReturn Loss28802.3ba \ BA.4.2.2dB10MHz-11.1GHzOutput Transition Time282890100100J2 Jitter OutputJo2240.42UI20\% to80\%J9 Jitter OutputJo90.655UIUIHit Ratio80\%Kask Coordinates(X1, X2150.4250.29, 0.5UIHit RatiomV$	AC Common Mode									
Differential Output Voltage SwingVout,pp 600 800 mVp pDifferential Output ImpedanceZout 90 100 110 OhmTermination Mismatch at 1MHz 200 90 100 110 OhmDifferential Output Return Loss 5 $\%$ $\%$ Differential Output Return LossSee IEEE $802.3ba 86A.4.2.1$ dB $10MHz$ - $11.1GHzCommon Mode OutputReturn LossSee IEEE 802.3ba 86A.4.2.2dB10MHz-11.1GHzOutput Transition Time280.42UIJ2 Jitter OutputJo20.42UIJ9 Jitter OutputJo90.65UIEye Mask Coordinates(X1, X20.29, 0.5150, 425UIHit RatiomV$	Output Voltage (RMS)				7.5	mV				
Voltage SwingVout,pp600800pDifferential Output ImpedanceZout90100110OhmTermination Mismatch at 1MHzImpedanceImpedanceSeeSeeSeeSeeDifferential Output Return LossSeeSeeSeeSeeMB10MHz- 11.1GHzCommon Mode Output Return LossSeeSeeSeeIEEE 802.3ba 86A.4.2.1 11.1GHzMB10MHz- 11.1GHzOutput Transition TimeZaSeeSeeIEEE 802.3ba 86A.4.2.2 20% to 80%MB20% to 80%J2 Jitter OutputJo2Impedance0.42UIImpedanceJ9 Jitter OutputJo9Impedance0.65UIImpedanceK1, X2ImpedanceImpedanceImpedanceImpedanceImpedanceK1, X2ImpedanceImpe	Differential Output					mVp				
Differential Output ImpedanceZout90100110OhmTermination Mismatch at 1MHz 2 90 100110OhmDifferential Output Return Loss 5 $\%$ $\%$ Differential Output Return Loss $See IEEE 802.3ba 86A.4.2.1$ dB $10MHz$ - 11.1GHzCommon Mode Output Return Loss $See IEEE 802.3ba 86A.4.2.2$ dB $10MHz$ - 11.1GHzOutput Transition Time 28 B 20% to 80% J2 Jitter OutputJo20.42UIJ9 Jitter OutputJo90.65UIEye Mask Coordinates ${X1, X2}$ $0.29, 0.5$ $150, 425$ UI	•	Vout,pp	600		800	-				
ImpedanceZout90100110OhmTermination Mismatch at 1MHz5%Differential Output Return LossDifferential Output Return LossCommon Mode Output Return LossOutput Transition Time </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td>						-				
Image:	•	Zout	90	100	110	Ohm				
1MHzImage: Image:										
1MHzImage: constraint of the section of	Termination Mismatch at				5	0/				
LossSee IEEE 802.3ba 86A.4.2.1dB11.1GHzCommon Mode Output Return Loss $3 = 100 \text{ MHz}^{-1}$ 11.1GHz $3 = 100 \text{ MHz}^{-1}$ 11.1GHz $3 = 100 \text{ MHz}^{-1}$ 11.1GHzOutput Transition Time 28 28 98 98 20% to 80\%J2 Jitter OutputJo2 0.42 UI 100 MHz^{-1} 11.1GHzJ9 Jitter OutputJo9 0.65 UI 100 MHz^{-1} 11.1GHzEye Mask Coordinates $\{X1, X2$ $0.29, 0.5$ $150, 425$ UI 111 Ratio mV $= 5x10^{-5}$	1MHz				5	70				
LossImage: loss	Differential Output Return				CA 4 2 1	٩D	10MHz-			
Return LossSee IEEE 802.3ba 86A.4.2.2dB11.1GHzOutput Transition Time28B20% to 80%J2 Jitter OutputJo20.42UIJ9 Jitter OutputJo90.65UIEye Mask Coordinates {X1, X20.29, 0.5 150, 425UIHit Ratio mV	Loss		See IEE	E 802.3Da 8	6A.4.2.1	aв	11.1GHz			
Return Loss11.1GHzOutput Transition Time2811.1GHz20% to ps20% to 80%J2 Jitter OutputJo20.42UIJ9 Jitter OutputJo90.65UIEye Mask Coordinates {X1, X20.29, 0.5 150, 425UIHit Ratio mV	Common Mode Output		с і г				10MHz-			
Output Transition Time28ps80%J2 Jitter OutputJo20.42UIJ9 Jitter OutputJo90.65UIEye Mask Coordinates {X1, X20.29, 0.5 150, 425UIHit Ratio mV	Return Loss		See IEE	:E 802.3ba 8	6A.4.2.2	dВ	11.1GHz			
J2 Jitter OutputJo20.42UIJ9 Jitter OutputJo90.65UIEye Mask Coordinates {X1, X20.29, 0.5 150, 425UIHit Ratio mV							20% to			
J9 Jitter Output Jo9 0.65 UI Eye Mask Coordinates {X1, X2 0.29, 0.5 UI Hit Ratio I50, 425 mV = 5x10 ⁻⁵	Output Transition Time		28			ps	80%			
J9 Jitter Output Jo9 0.65 UI Eye Mask Coordinates {X1, X2 0.29, 0.5 UI Hit Ratio I50, 425 mV = 5x10 ⁻⁵	12 litter Output	102			0.42	1.11				
Eye Mask Coordinates 0.29, 0.5 UI Hit Ratio {X1, X2 150, 425 mV = 5x10 ⁻⁵		302			0.42					
$\{X1, X2\}$ 0.29, 0.5 UI Hit Ratio $\{X1, X2\}$ 150, 425 mV = 5x10 ⁻⁵	J9 Jitter Output	Jo9			0.65	UI				
$\{X1, X2 \ 150, 425 \ mV \ = 5x10^{-5}$	Eye Mask Coordinates			0.20.05						
Y1, Y2} $ 150, 425 mV = 5x10^{-5} $	{X1, X2									
	Y1, Y2}			150, 425		mV	= 5x10 ⁻⁵			

Notes:

1. Power-on Initialization Time is the time from when the power supply voltages



reach and remain above the minimum recommended operating supply voltages to the time when the module is fully functional.

2. The single ended input voltage tolerance is the allowable range of the instantaneous input signals

11. Optical Characteristics

Parameter	Symbol	Min.	Typical	Max	Unit	Notes
	Tra	nsmitter				
Center Wavelength	λc	840	850	860	nm	
RMS Spectral Width	$\Delta \lambda rms$		0.5	0.65	nm	
Average Optical Power, each Lane	P _{AVG}	-7.6		1.0	dBm	1
Optical Modulation Amplitude (OMA), each Lane	Рома	-5.6		3.0	dBm	2
Difference in Launch Power between any Two Lanes (OMA)	Ptx,diff			4.0	dB	
Peak Power, each Lane	ΡΡτ			4.0	dBm	
Launch Power in OMA minus Transmitter and Dispersion Penalty (TDP), each Lane	OMA- TDP	-6.5			dBm	
TDP, each Lane				3.5	dB	
Extinction Ratio	ER	3.0			dB	
Relative Intensity Noise	RIN			-128	dB/Hz	12dB reflection
Optical Return Loss Tolerance	TOL			12	dB	
Encircled Flux		>86% at 19um <30% at 4.5um				
Transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}		0.23, 0.34, 0.43, 0.27, 0.35, 0.4				
Average Launch Power OFF Transmitter, each Lane	Poff			-30	dBm	



	Receiver								
Center Wavelength	λc	840	850	860	nm				
Damage Threshold, each Lane	TH_d	3.4			dBm	3			
Average Power at Receiver Input, each Lane		-9.5		2.4	dBm				
Receiver Reflectance	R _R			-12	dB				
Receive Power (OMA), each Lane				3.0	dBm				
Stressed Receiver Sensitivity (OMA), each Lane				-5.4	dBm	4			
Receiver Sensitivity (OMA), each Lane	SEN			-7.5	dBm				
Peak Power, each Lane	PP _R			4.0	dBm				
LOS Assert	LOSA	-30			dBm				
LOS Deassert	LOSD			-12	dBm				
LOS Hysteresis	LOSH	0.5			dB				
Conditions of	f Stress Rec	eiver Sens	itivity Test	: (Note 5):				
Vertical Eye Closure Penalty, each Lane			1.9		dB				
Stressed Eye J2 Jitter, each Lane			0.3		UI				
Stressed Eye J9 Jitter, each Lane			0.47		UI				
OMA of each aggressor lane			-0.4		dBm				

Notes:

1. The maximum transmitter average optical power of 1.0 dBm is well within the

guardband of receiver overload specifications of commercially available 10GBASE-



SR SFP+ transceivers offered by Datacomm and other vendors.

- Even if the TDP < 0.9 dB, the OMA min must exceed the minimum value specified here.
- 3. The receiver shall be able to tolerate, without damage, continuous exposure to a modulated optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.
- 4. Measured with conformance test signal at receiver input for BER = 1×10^{-12} .
- 5. Vertical eye closure penalty and stressed eye jitter are test conditions for

measuring stressed receiver sensitivity. They are not characteristics of the receiver.

12. Digital Diagnostic Functions

The following digital diagnostic characteristics are defined over the Recommended Operating Environment unless otherwise specified. It is compliant to SFF-8436.

Parameter	Symbol	Min.	Max	Unit	Notes
Temperature monitor absolute error	DMI_Temp	-3	3	degC	Over operating temp
Supply voltage monitor absolute error	DMI_VCC	-0.15	0.15	V	Full operating range
Channel RX power monitor absolute error	DMI_RX_Ch	-2	2	dB	1
Channel Bias current monitor	DMI_Ibias_Ch	-10%	10%	mA	Ch1~Ch4
Channel TX power monitor absolute error	DMI_TX_Ch	-2	2	dB	1

Notes:

1. Due to measurement accuracy of different multi-mode fibers, there could be an additional +/-1 dB fluctuation, or a +/- 3 dB total accuracy.



13. Mechanical Dimensions




Figure 5. Mechanical Outline

14. ESD

This transceiver is specified as ESD threshold 1KV for SFI pins and 2KV for all others electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

15. Laser Safety

This is a Class 1 Laser Product according to IEC 60825-1:2007. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).